

SN54LVT16245B...WD PACKAGE

SN74LVT16245B... DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1DIR 1

1B1 **1**2

1B2 3

GND 14

1B3 **1**5

1B4 **6** 

V<sub>CC</sub> 7

1B5 8

1B6 9

GND 10

1B8 🛛 12

2B1 13

2B2 14

GND 115

2B3 16

2B4 17

V<sub>CC</sub> [] 18

2B5 19

2B6 20

GND 21

2B7 22

2B8 23

2DIR 🛛 24

1B7 11 48 1 1 OE

47 1A1

46 🛛 1A2

45 GND

44 **1**A3

43 🛛 1A4

42 V<sub>CC</sub>

41 1A5

40 1A6

39 GND

38 1A7

37 **1**A8

36 2A1

35 2A2

34 GND

33 2A3

32 2A4

31 V<sub>CC</sub>

30 2A5

29 2A6

28 GND

27 2A7

26 2A8

25 20E

#### FEATURES

- Member of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>cc</sub>)
- Support Unregulated Battery Operation Down ٠ to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V ٠ at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Distributed V<sub>CC</sub> and GND Pins Minimize • **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### **DESCRIPTION/ORDERING INFORMATION**

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAG	6E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Reel of 1000	SN74LVT16245BGRDR	- VD245B
	FBGA – ZRD (Pb-free)	GA – ZRD (Pb-free)     SN74LVT16245BZRDR       Tube of 25     SN74LVT16245BDL       SN74LVT16245BDLG4     SN74LVT16245BDLG4	SN74LVT16245BZRDR	VD243B
		Tube of 25	SN74LVT16245BDL	
			SN74LVT16245BDLG4	LVT16245B
–40°C to 85°C	330F - DL	Reel of 1000	SN74LVT16245BDLR	LV110243D
		Reel 01 1000	74LVT16245BDLRG4	
		Reel of 2000	SN74LVT16245BDGGR	
	TSSOP – DGG	Reel 01 2000	74LVT16245BDGGRE4	– LVT16245B
		Deal of 2000	SN74LVT16245BDGVR	
	TVSOP – DGV	Reel of 2000	74LVT16245BDGVRE4	– VD245B
	VFBGA – GQL	Deal of 1000	SN74LVT16245BGQLR	
	VFBGA – ZQL (Pb-free)	Reel of 1000	SN74LVT16245BZQLR	– VD245B
–55°C to 125°C	CFP – WD	Tube	SNJ54LVT16245BWD	SNJ54LVT16245BWD

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



SCBS715E-FEBRUARY 2000-REVISED NOVEMBER 2006


### DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The 'LVT16245B devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess  $I_{CC}$  and  $I_{CCZ}$ .

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



		(	(TC	P	VIE	W)		
	_	1	2	3	4	5	6	
	ſ	()	()	()	()	()	0	
3		()	()	()	()	()	()	L
		()	()	()	()	()	()	L
		()	()	0	()	()	()	l
		()	()			$\bigcirc$	()	l
-		()	()			()	()	L
3		()	()	()	()	()	()	L
1		()	()	()	()	()	()	
1		()	$\bigcirc$	()	$\bigcirc$	$\bigcirc$	()	
(		()	0	()	()	()	()	

TERMINAL ASSIGNMENTS <sup>(1)</sup>
(56-Ball GQL/ZQL Package)


	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <del>0E</del>
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
к	2DIR	NC	NC	NC	NC	2 <del>0E</del>

(1) NC - No internal connection

#### TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

	•				0 /	
	1	2	3	4	5	6
Α	1B1	NC	1DIR	1 <del>0E</del>	NC	1A1
В	1B3	1B2	NC	NC	1A2	1A3
С	1B5	1B4	V <sub>CC</sub>	V <sub>CC</sub>	1A4	1A5
D	1B7	1B6	GND	GND	1A6	1A7
Е	2B1	1B8	GND	GND	1A8	2A1
F	2B3	2B2	GND	GND	2A2	2A3
G	2B5	2B4	V <sub>CC</sub>	V <sub>CC</sub>	2A4	2A5
н	2B7	2B6	NC	NC	2A6	2A7
J	2B8	NC	2DIR	2 <del>0E</del>	NC	2A8

(1) NC - No internal connection




#### FUNCTION TABLE<sup>(1)</sup> (each 8-bit section)


CONTRO	L INPUTS	OUTPUT C	CIRCUITS	OPERATION
ŌĒ	DIR	A PORT	<b>B PORT</b>	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
н	Х	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.

#### LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



**To Seven Other Channels** 

SCBS715E-FEBRUARY 2000-REVISED NOVEMBER 2006

### Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedanc	ce or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Voltage range applied to any output in the high state <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
	Comment into any contract in the law state	SN54LVT16245B		96	
I <sub>O</sub>	Current into any output in the low state	SN74LVT16245B		128	mA
	$\mathbf{O}_{1}$	SN54LVT16245B		48	
1 <sub>0</sub>	Current into any output in the high state <sup>(3)</sup>	SN74LVT16245B		64	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
		DGG package		70	
		DGV package		58	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		63	°C/W
		GQL/ZQL package		42	
		GRD/ZRD package		36	
T <sub>stg</sub>	Storage temperature range	·	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. (3) This current flows only when the output is in the high state and  $V_O > V_{CC}$ . (4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCBS715E-FEBRUARY 2000-REVISED NOVEMBER 2006

# Recommended Operating Conditions<sup>(1)</sup>

			SN54LVT162	245B <sup>(2)</sup>	SN74LVT	16245B	UNIT
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I <sub>OH</sub>	High-level output current			-24		-32	mA
I <sub>OL</sub>	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

 All unused or undriven (floating) inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V<sub>CC</sub> or GND) to ensure proper device operation and minimize power. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

(2) Product preview

SCBS715E-FEBRUARY 2000-REVISED NOVEMBER 2006

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

		TEOT	TEST CONDITIONS			(1)	SN74L	VT16245	в	UNIT
Ρ/	ARAMETER	IEST	CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		V <sub>CC</sub> = 2.7 to 3.6 V,	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> - 0.2			$V_{CC} - 0.2$			
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = –8 mA	2.4			2.4			V
V <sub>OH</sub>		V 2V	I <sub>OH</sub> = -24 mA	2						V
		$V_{CC} = 3 V$	I <sub>OH</sub> = -32 mA				2			
		V 07V	I <sub>OL</sub> = 100 μA			0.2			0.2	
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5	
v			I <sub>OL</sub> = 16 mA			0.4			0.4	V
V <sub>OL</sub>		V 2.V	I <sub>OL</sub> = 32 mA			0.5			0.5	v
		$V_{CC} = 3 V$	I <sub>OL</sub> = 48 mA			0.55				
			I <sub>OL</sub> = 64 mA						0.55	
	Control	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC}$ or GND						±1	
	inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10	
I <sub>I</sub>			V <sub>I</sub> = 5.5 V			20			20	μA
	A or B port <sup>(3)</sup>	$V_{CC} = 3.6 V$	$V_{I} = V_{CC}$			5			1	
	port		$V_{I} = 0$			-5			-5	
I <sub>off</sub>		$V_{\rm CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V						±100	μA
I <sub>OZP</sub>	U	$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> $\overline{OE} = $ don't care	= 0.5 V to 3 V,			±100 <sup>(4)</sup>			±100	μA
I <sub>OZP</sub>	D	$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> $\overline{OE}$ = don't care	= 0.5 V to 3 V,			±100 <sup>(4)</sup>			±100	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19	
I <sub>CC</sub>	$I_{0} = 0,$		Outputs low			5			5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19	
ΔI <sub>CC</sub>	<sub>5</sub> (5)	$V_{CC}$ = 3 V to 3.6 V, 0 Other inputs at V <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V, or GND			0.2			0.2	mA
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF
Cio		$V_0 = 3 V \text{ or } 0$			10			10		pF
-										

Product preview
All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
Unused pins at V<sub>CC</sub> or GND.
On products compliant to MIL-PRF-38535, this parameter is not production tested.

(5) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.




# **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

			SN	54LVT1	6245B <sup>(1)</sup>	)		SN74I	_VT162	245B		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3 ± 0.3	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>(2)</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	P or A	0.5	4.5		4.6	1.5	2.3	3.3		3.7	-
t <sub>PHL</sub>	AUD	B or A	0.5	4.4		3.9	1.3	2.1	3.3		3.5	ns
t <sub>PZH</sub>	OE	A or B	0.5	6.5		6.6	1.5	2.8	4.5		5.3	-
t <sub>PZL</sub>	0E	AUB	0.5	5.4		6.2	1.6	2.9	4.6		5.2	ns
t <sub>PHZ</sub>	OE	A or B	1	6.8		7	2.3	3.7	5.1		5.5	
t <sub>PLZ</sub>	UE	AUB	1	6.2		6.3	2.2	3.5	5.1		5.4	ns
t <sub>sk(LH)</sub>									0.5			
t <sub>sk(HL)</sub>									0.5			ns

(1) Product preview (2) All typical values are at V\_{CC} = 3.3 V, T\_A = 25^{\circ}C.

SCBS715E-FEBRUARY 2000-REVISED NOVEMBER 2006



#### PARAMETER MEASUREMENT INFORMATION

Texas

STRUMENTS www.ti.com

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms

18-Sep-2008

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVT16245BDGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVT16245BDGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVT16245BDGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVT16245BDGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVT16245BDLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16245BDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16245BDGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16245BDL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16245BDLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16245BDLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16245BGQLR	NRND	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVT16245BGRDR	ACTIVE	BGA MI CROSTA R JUNI OR	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVT16245BZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVT16245BZRDR	ACTIVE	BGA MI CROSTA R JUNI OR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.





Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TEXAS INSTRUMENTS www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT16245BDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVT16245BDGVR	TVSOP	DGV	48	2000	330.0	24.4	6.8	10.1	1.6	12.0	24.0	Q1
SN74LVT16245BDLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVT16245BGQLR	BGA MI CROSTA R JUNI OR	GQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
SN74LVT16245BGRDR	BGA MI CROSTA R JUNI OR	GRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1
SN74LVT16245BZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
SN74LVT16245BZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION


11-Mar-2008



*All dimensions are nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVT16245BDGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0	
SN74LVT16245BDGVR	TVSOP	DGV	48	2000	346.0	346.0	41.0	
SN74LVT16245BDLR	SSOP	DL	48	1000	346.0	346.0	49.0	
SN74LVT16245BGQLR	BGA MICROSTAR JUNIOR	GQL	56	1000	346.0	346.0	33.0	
SN74LVT16245BGRDR	BGA MICROSTAR JUNIOR	GRD	54	1000	346.0	346.0	33.0	
SN74LVT16245BZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	346.0	346.0	33.0	
SN74LVT16245BZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	346.0	346.0	33.0	

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated